Virtual Memory, Part II CS 161: Lecture 7 2/21/17

# IN MEMORY OF WHEN I CARED

## Goals of Virtual Memory

- Allow physical memory to be smaller than virtual memory—applications receive illusion of huge address spaces!
  - At any given time, a process' virtual address space may be fully in RAM, partially in RAM, or not in RAM at all
  - Automate the chore of moving pages between memory and disk
- Provide memory isolation between processes and the OS memory (but allow sharing when desired!)
- How do systems implement paging in real life?

#### Case study: x86 (Hardware-defined page tables)



#### Case study: x86 (Hardware-defined page tables)



#### Case study: x86 (Hardware-defined page tables)



Q3: What is the minimum size of a machine's physical memory?

Q4: What is the maximum size of a machine's physical memory?



- x86 (32-bits) and x64 (when running in 32-bit mode) support both segmentation and paging!
- Strictly speaking, the "linear" address space is what gets paged





- Modern OSes like Windows and Linux configure %cs, %ds, and %ss to have a base of 0 and a bounds of 2^32 bytes
- So, segmentation is a no-op



- On 32-bit x86, modern OSes like Windows and Linux configure %cs, %ds, and %ss to have a base of 0 and a bounds of 2^32 bytes
- However, **%fs** and **%gs** used for systems chicanery
  - Ex: x86 Linux uses the **%fs** segment to store per-CPU information (remember that segment registers are per-core!); so, an instruction like **inc %gs:(%eax)** will increment a per-CPU memory location
- When x64 runs in 64-bit mode, the hardware <u>forces</u>
  %cs, %ds, and %ss to have a base of 0 and a bounds of 2^64 bytes
  - %fs and %gs still available for systems chicanery

#### Q: What Do Page Tables Look Like On MIPS R3000?



## Paging: The Good and the Bad

- Good: A virtual address space can be bigger than physical memory
- Bad: Each virtual memory access now requires at least two physical memory accesses



access

## Translation Lookaside Buffers (TLBs)

- Idea: Cache some PTEs in small hardware buffer
  - If virtual address has an entry in TLB, don't need to go to physical memory to fetch PTEs!
  - If virtual address misses in TLB, we must pay at least one physical memory access to fetch PTE

RAM



#### Translation Lookaside Buffers (TLBs)

- TLBs are effective because programs exhibit locality
  - Temporal locality: When a process accesses virtual address x, it will likely access x again in the future (Ex: a function's local variable that lives on the stack)
  - Spatial locality: When the process accesses something at memory location x, the process will likely access other memory locations close to x (Ex: reading elements from an array on the heap)



#### The Lifecycle of a Memory Reference on x86 Virtual address Keception, HW sets %cr2 to faulting address, and pushes



# MIPS R3000: Interacting with the TLB





Physical

frame number Unused

ti B

- %TLBHI and %TLBLO
- TLBWI: Write %TLBHI and %TLBLO to TLB entry

#### MIPS R3000: Interacting with the TLB Virtual Address Unused frame space ID number tlb[0] Physical Virtual Unused Address %TLBHI frame Unused frame number space ID number Physical Virtual %TLBLO Address Unused frame Unused frame space ID number number tlb[1] Physical Unused frame %INDEX number Set to tlb[] index by: Virtual Address Unused frame space ID • TLBP: Search TLB for entry number tlb[63] Physical matching %TLBHI, set INDEX Unused frame

to matching TLB entry or -1

if no match found

TLB

number

#### MIPS R3000: Interacting with the TLB Virtual Address Unused frame space ID number tlb[0] Physical Virtual Unused frame Address %TLBHI Unused frame number space ID number Physical Virtual %TLBLO Address Unused frame Unused frame space ID number number tlb[1] Physical Unused frame %INDEX number Not used by: Virtual Address Unused frame space ID TLBWR: Write %TLBHI and number tlb[63]

Physical

frame number Unused

TLB

%TLBLO to random TLB entry

#### The Lifecycle of a Memory Reference on MIPS Virtual address and %TLBHI::ASID TLB lookup Consider "G" bits! No Yes TLB hit? HW sets Check "writeable" bit %BADVADDR, raises exception #2 ("TLB miss No Yes Access ok? on load") or #3 ("TLB miss on store") Calculate phys HW sets %BADVADDR, addr, send to YOUR IMAGINATION raises exception #1 L1/L2/L3/RAM CREATES A MIRACLE ("Read-only fault")

# TLBs and Context Switches

- If TLB entries are tagged with ASIDs:
  - OS updates current ASID (e.g., by setting TLBHI::ASID on MIPS)
  - OS doesn't need to flush TLBs
  - Even if OS occasionally has to evict entries, this is better than having to evict ALL entries during EVERY context switch (since this generally requires size(TLB) page table walks when a new task starts to warm TLB)
  - Scheduler can reduce invalidations with AS-to-core affinity
- If TLB entries are \*not\* tagged with ASIDs:
  - OS must invalidate all TLB entries during a context switch
  - x86: Writing to %cr3 on x86—this updates PDE pointer and invalidates all TLB entries
  - MIPS: OS can use constant value for all ASIDs, and manually invalidate all TLB entries during context switch

#### **TLB** Invalidations

- When OS changes a PTE, must also invalidate any matching TLB entry!
  - x86: "INVLPG virtAddr" invalidates individual TLB entry
  - MIPS: Use "TLBP" (the TLB probe instruction) to set %INDEX to that of the TLB entry to invalidate; then, use "TLBWI" to overwrite it
- On a multicore machine, PTEs from a single address space can be mapped into multiple per-core TLBs
  - If a core wants to modify a PTE entry, it must send cross-core interrupts to other cores
  - Once other cores are spin-waiting, first core modifies PTE then wakes up other cores
  - Other cores invalidate relevant TLB entries and resume execution

# TLB Design Trade-offs

- Software-managed TLB
  - Good: OS has freedom to design page tables, page directories, and other arbitrarily interesting structures
  - Good: OS has freedom to design TLB eviction policy that might be too complex to implement in hardware
  - Bad: Performance overhead
    - Software is slower than hardware
    - OS lacks access to low-level hardware state, so handling TLB misses in software may require discarding work that's already in the CPU pipeline



# TLB Design Trade-offs

- Software-managed TLB
  - Good: OS has freedom to design page tables, page directories, and other arbitrarily interesting structures
  - Good: OS has freedom to design TLB eviction policy that might be too complex to implement in hardware
  - Bad: Performance overhead
    - Software is slower than hardware
    - OS lacks access to low-level hardware state, so handling TLB misses in software may require discarding work that's already in the CPU pipeline
- Hardware-managed TLB
  - Good: TLB miss doesn't cause exception that must be handled by OS
    - Hardware can just stall the current instruction . . .
    - . . . and let other instructions proceed!
  - Bad: Page table/page directory/etc format can't be changed by OS