## Computer Science 146 Computer Architecture

Fall 2019 Harvard University

Instructor: Prof. David Brooks dbrooks@eecs.harvard.edu

Lecture 11: Software Pipelining and Global Scheduling



# Compiler Loop Unrolling

- 1. Check OK to move the S.D after DSUBUI and BNEZ, and find amount to adjust S.D offset
- 2. Determine unrolling the loop would be useful by finding that the loop iterations were independent
- 3. Rename registers to avoid name dependencies
- 4. Eliminate extra test and branch instructions and adjust the loop termination and iteration code
- 5. Determine loads and stores in unrolled loop can be interchanged by observing that the loads and stores from different iterations are independent
  - requires analyzing memory addresses and finding that they do not refer to the same address.
- 6. Schedule the code, preserving any dependences needed to yield same result as the original code















### When Safe to Unroll Loop?

• Example: Where are data dependencies? (A,B,C distinct & nonoverlapping)

```
for (i=0; i<100; i=i+1) {
    A[i+1] = A[i] + C[i];    /* S1 */
    B[i+1] = B[i] + A[i+1];    /* S2 */
}</pre>
```

1. S2 uses the value, A[i+1], computed by S1 in the same iteration.

2. S1 uses a value computed by S1 in an earlier iteration, since iteration i computes A[i+1] which is read in iteration i+1. The same is true of S2 for B[i] and B[i+1].

This is a "loop-carried dependence": between iterations

- For our prior example, each iteration was distinct
- Implies that iterations can't be executed in parallel?



### VLIW: Very Large Instruction Word

- Each "instruction" has explicit coding for multiple operations
  - In IA-64, grouping called a "packet"
- Tradeoff instruction space for simple decoding
  - Slots are available for many ops in the instruction word
  - By definition, all the operations the compiler puts in the long instruction word are independent => execute in parallel
  - E.g., 2 integer operations, 2 FP ops, 2 Memory refs, 1 branch
    16 to 24 bits per field => 7\*16 or 112 bits to 7\*24 or 168 bits wide
  - Need compiling technique that schedules across several branches (Discussed next time)

L.D	F0,0(R1)		
L.D	F6,-8(R1)		L.D to ADD.D: 1 Cycle
L.D	F10,-16(R1)		ADD.D to S.D: 2 Cycles
L.D	F14,-24(R1)		
ADD.D	F4,F0,F2		
ADD.D	F8,F6,F2		
ADD.D	F12,F10,F2		
ADD.D	F16,F14,F2		
S.D	0(R1),F4		
S.D	-8(R1),F8		
S D	-16(R1), F12		
	P1 P1 #32		
DSCDOI	R1, R1, #32		
	(D1) $E16$		- 24
	L.D L.D L.D ADD.D ADD.D ADD.D ADD.D S.D S.D S.D S.D DSUBUI BNEZ S.D	L.D F6, -8 (R1) L.D F6, -8 (R1) L.D F10, -16 (R1) L.D F14, -24 (R1) ADD.D F4, F0, F2 ADD.D F8, F6, F2 ADD.D F12, F10, F2 ADD.D F16, F14, F2 S.D 0 (R1), F4 S.D -8 (R1), F8 S.D -16 (R1), F12 DSUBUI R1, R1, #32 BNEZ R1, LOOP S.D 8 (R1) F16	L.D F6, -8 (R1) L.D F10, -16 (R1) L.D F14, -24 (R1) ADD.D F4, F0, F2 ADD.D F8, F6, F2 ADD.D F12, F10, F2 ADD.D F16, F14, F2 S.D 0 (R1), F4 S.D -8 (R1), F8 S.D -16 (R1), F12 DSUBUI R1, R1, #32 BNEZ R1, LOOP S.D 8 (R1), F16 : 8-32

Memory reference 1	Memory reference 2	FP operation 1	FP op. 2	Int. op/ branch	Cloc
L.D F <u>0,0(</u> R1)	L.D F6,-8(R1)				
L.D F10,-16(R1)	L.D F14,-24(R1)				
L.D F18,-32(R1)	L.D F22,-40(R1)	ADD.D F4,F0,F2	ADD.D F	8,F6,F2	
L.D F26,-48(R1)		ADD.D F12,F10,F2	ADD.D F	16,F14,F2	
		ADD.D F20,F18,F2	ADD.D F	24,F22,F2	
S.D 0(R1),F4	S.D -8(R1),F8	ADD.D F28,F26,F2			
S.D -16(R1),F12	S.D -24(R1),F16				
S.D -32(R1),F20	S.D -40(R1),F24	DSUBUI R1,R1,#48			
S.D -0(R1),F28				BNEZ R1,LOOP	
Unrolled 7 t	imes to avoid o	lelays			
7 results in 9	clocks. or 1.3	clocks per iteration	on (1.8X	)	
Average: 2 P	ons ner clock	50% efficiency	<b>`</b>	/	
Note: Noted					
Note: Need	more registers	IN VLIVV (15 VS. 6	in 55)		

Software Pipelining with									
Loop Unrolling in VLIW									
Memory reference 1	Memory reference 2	FP operation	1	FP op. 2	Int. op/ branch	Clock			
L.D F0,-48(R1)	ST 0(R1),F4	ADD.D F4	,F0,F2			1			
L.D F6,-56(R1)	ST -8(R1),F8	ADD.D F8	,F6,F2		DSUBUI R1,R1,#24	4 2			
L.D F10,-40(R1)	ST 8(R1),F12	ADD.D F1	2,F10,F2		BNEZ R1,LOOP	3			
<ul> <li>Software pipelined across 9 iterations of original loop         <ul> <li>In each iteration of above loop, we:                 <ul> <li>Store to m,m-8,m-16</li> <li>Compute for m-24,m-32,m-40</li> <li>(iterations I,1+1,1+2)</li> <li>Load from m-48,m-56,m-64</li> <li>(iterations I+3,1+4,1+5)</li> </ul> </li> </ul> </li> <li>9 results in 9 cycles, or 1 clock per iteration</li> <li>Average: 3.3 ops per clock, 66% efficiency</li> <li>Note: Need fewer registers for software pipelining (only using 7 registers here, was using 15)</li> </ul>									





#### **Static Branch Prediction** Simplest: Predict taken Misprediction rate = untaken branch frequency => for SPEC programs is 34%. - Range is quite large though (from not very accurate (59%) to highly accurate (9%)) Predict on the basis of branch direction? (P6 on BTB miss) choosing backward-going branches to be taken (loop) - forward-going branches to be not taken (if) - SPEC programs, however, most forward-going branches are taken => predict taken is better Predict branches on the basis of profile information collected from earlier runs Misprediction varies from 5% to 22% Computer Science 146 David Brooks













