Computer Science 146 Computer Architecture

Fall 2019 Harvard University

Instructor: Prof. David Brooks dbrooks@eecs.harvard.edu

Lecture 3: CISC/RISC, Multimedia ISA, Implementation Review



Instruction Set Architecture

"Instruction Set Architecture is the structure of a computer that a machine language programmer (or a compiler) must understand to write a correct (timing independent) program for that machine."

IBM, Introducing the IBM 360 (1964)

- The ISA defines:
 - Operations that the processor can execute
 - Data Transfer mechanisms + how to access data
 - Control Mechanisms (branch, jump, etc)
 - "Contract" between programmer/compiler + HW



Stack • Architectures with implicit "stack" - Acts as source(s) and/or destination, TOS is implicit - Push and Pop operations have 1 explicit operand Example: C = A + B– Push A // S[++TOS] = Mem[A]– Push B // S[++TOS] = Mem[B]// Tem1 = S[TOS--], Tem2 = S[TOS--],– Add S[++TOS] = Tem1 + Tem2– Pop C // Mem[C] = S[TOS--] x86 FP uses stack (complicates pipelining) Computer Science 146 David Brooks



Register				
Most common approx	ach			
 Fast, temporary stora 	ge (small)			
- Explicit operands (reg	gister IDs)			
• Example: $C = A + B$				
Register-memory	load/store			
Load R1, A	Load R1, A			
Add R3, R1, B	Load R2, B			
Store R3, C	Add R3, R1, R2			
	Store R3, C			
• All RISC ISAs are lo	ad/store			
• IBM 360, Intel x86, I	Moto 68K are register-memory			

	8
Base/Displacement	Load R4, 100(R1)
Register Indirect	Load R4, (R1)
Indexed	Load R4, (R1+R2)
Direct	Load R4, (1001)
Memory Indirect	Load R4, @(R3)
Autoincrement	Load R4, (R2)+
Scaled	Load R4, 100(R2)[R3]



David Brooks















x86

- Variable length ISA (1-16 bytes)
- FP Operand Stack
- 2 operand instructions (extended accumulator)
 - Register-register and register-memory support
- Scaled addressing modes
- Has been extended many times (as AMD has recently done with x86-64)
- Intel, instead (?) went to IA64







Multimedia ISAs

- Motivation
 - Human perception does not need 64-bit precision
 - Single-instruction, Multiple-data (SIMD) parallelism
- · Initially introduced in workstations
 - HP MAX-1 ('94), MAX-2 ('96)
 - SPARC VIS-1 ('95)
- Quickly migrated to desktops/laptops
 Intel MMX ('97), SSE ('99), SSE2 ('00), SSE3 ('04)
- Future will focus on security ISAs



Subword Parallelism Techniques

- Loop vectorization
 - Multiple iterations can be performed in parallel
- Parallel accumulation
- Saturating arithmetic
 - In-line Conditional Execution!
- Data rearrangment
 - Critical for matrix transpose
- Multiplication by constants











In-line Conditional Execution

• Saturating arithmetic allows the following:

```
If cond(Ra_i, Rb_i) Then Rt_i=Ra_i else Rt_i=Rb_i
For i=number of subwords in the word
```

- Takes advantage of the fact that saturating arithmetic is not commutative
 - ie. (+k)-k not same as +k(-k)
 - -(0+20)+(0-20)=0 (Standard Arithmetic)
 - -(0+20)+(0-20)=20 (With Unsigned Saturating Arith.)

Computer Science 146 David Brooks

Finding min(Ra,Rb) with Saturating Arithmetic

• Example: Finding min(Ra, Rb)

If $Ra_i > Rb_i$ Then $Rt_i = Rb_i$ else $Rt_i = Ra_i$

	Ra=	260	60	260	60
	Rb=	60	260	-60	-260
HSUB,us Ra, Rb, Rt		200	0	320	320
HSUB,ss R0, Rt, Rt		-200	0	-320	-320
HADD,ss Rt, Ra, Rt		60	60	-60	-260

• max(Ra, Rb), abs(Ra), SAD(Ra,Rb) are easy too

Speedups on Kernels on PA-8000
(with and without MAX2)

vs. Metrics	Block Match	Transpose	Filter	IDCT
Instructions	420 (1307)	32 (84)	1107 (5320)	380 (1574)
Cycles	160 (426)	16 (42)	548 (2234)	173 (716)
Registers	14 (12)	18 (22)	15 (18)	17 (20)
Cycles/Element	0.63 (1.66)	0.25 (0.66)	2.80 (11.86)	2.70 (11.18)
Instructions/Cycle	2.63 (3.07)	2.00 (2.00)	2.02 (2.29)	2.20 (2.20)
Speedup	2.66	2.63	4.24	4.14

David Brooks

What is Intel's SSE? An extension of Intel's MMX (similar to MAX) Streaming SIMD Extensions 8 new 128-bit SIMD Floating Point registers PIII: SSE -> 50 new ops ADD, SUB, MUL, DIV, SQRT, MAX, MIN P4: SSE2 -> MMX -> 128bits, SSE-> 64-bit FP Prescott New Instructions: SSE3 -> 13 new instructions (data movement, conversion, "horizontal addition")

David Brooks













Instruction Fetch Send the Program Counter (PC) to memory Fetch the current instruction from memory IR <= Mem[PC] Update the PC to the next sequential PC <= PC + 4 (4-bytes per instruction) Optimizations Instruction Caches, Instruction Prefetch Performance Affected by Code density, Instruction size variability (CISC/RISC)















Write-Back

- Send results back to register file
- Register-register ALU instructions

 Regs[IR_{15..11}] <= ALU_{output}
- Register-Immediate ALU instruction

 Regs[IR_{20.16}] <= ALU_{output}
- Load Instruction
 - Regs[IR_{20..16}] <= LMD
- Why does this have to be a separate step?



