

# Computer Science 146

## Computer Architecture

---

Fall 2019

Harvard University

Instructor: Prof. David Brooks  
dbrooks@eecs.harvard.edu

Lecture 6: Scoreboarding Example,  
Tomasulo's Algorithm

---

Computer Science 146  
David Brooks

## Lecture Outline

---

- Scoreboarding Review (A.8)
- Tomasulo's Algorithm (3.1-3.3)
  - Dynamic Scheduling + Register Renaming
  - Example 1: Same code as last time
  - Example 2: Hardware Loop Unrolling
- Pointer-Based Renaming (MIPS R10000)

---

Computer Science 146  
David Brooks



## Scoreboarding Stages – Issue (Or Dispatch)

---

- Fetch – Same as before
- Issue (Check Structural Hazards)
  - If FU is free and no other active instruction has same destination register (WAW), then issue instruction
  - Do not issue until structural hazards cleared
  - Stalled instructions stay in I-Buffer
  - Size of buffer is also a structural Hazard
    - May have to stall Fetch if buffer fills
  - Note: Issue is In-Order, stalls stops younger instructions

## Scoreboarding Stages – Read Operands (Or Issue!)

---

- Read Operands (Check Data Hazards)
  - Check scoreboard for whether source operands are available
  - Available?
    - No earlier issued active instructions will write register
    - No currently active FU is going to write it
  - Dynamically avoids RAW hazards

## Scoreboarding Stages – Execution/Write Result

---

- Execution
  - Execute/Update scoreboard
- Write Result
  - Scoreboard checks for WAR stalls and stalls *completing* instruction, if necessary
  - Before, stalls only occur at the beginning of instructions, now it can be at the end as well
  - Can happen if:
    - Completing instruction *destination* register matches an older instruction that has not yet read its *source* operands

## Scoreboarding Control Hardware

---

- Three main parts
  - Instruction Status Bits
    - Indicate which of the four stages instruction is in
  - Functional Unit Status Bits
    - Busy (In Use or not), Operation being Performed
    - $F_i$  -- Destination Register,  $F_j$ ,  $F_k$ , -- Source Registers
    - $Q_j$ ,  $Q_k$  – FU producing source regs  $F_j$ ,  $F_k$
    - $R_j$ ,  $R_k$  – Flags indicating when  $F_j$ ,  $F_k$  are ready but not yet read
  - Register Result Status
    - Which FU will write each register

## Scoreboard Example

**Instruction status:**

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+	R2		
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

**Functional unit status:**

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
FU									

Example courtesy of Prof. Broderson, CS152, UCB, Copyright (C) 2001 UCB  
Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 1

**Instruction status:**

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+	R2	1	
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

**Functional unit status:**

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F6		R2				Yes
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1				Integer					

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 2

### Instruction status:

Instruction	j	k	Read		Exec		Write	
			Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2			
LD	F2	45+	R3					
MULTD	F0	F2	F4					
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		Yes	Load	F6			R2				Yes
Mult1		No									
Mult2		No									
Add		No									
Divide		No									

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
2		Integer								

### • Issue 2nd LD?

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 3

### Instruction status:

Instruction	j	k	Read		Exec		Write	
			Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3		
LD	F2	45+	R3					
MULTD	F0	F2	F4					
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		Yes	Load	F6			R2				No
Mult1		No									
Mult2		No									
Add		No									
Divide		No									

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
3		Integer								

### • Issue MULT?

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 4

**Instruction status:**

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

**Functional unit status:**

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	No									
Divide	No									

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU Integer								

## Scoreboard Example: Cycle 5

**Instruction status:**

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5			
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

**Functional unit status:**

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F2		R3					Yes
Mult1	No									
Mult2	No									
Add	No									
Divide	No									

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU Integer								

## Scoreboard Example: Cycle 6

### Instruction status:

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6		
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F2		R3				Yes
	Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	No								
	Add	No								
	Divide	No								

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	Integer						

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 7

### Instruction status:

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F2		R3				No
	Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	No								
	Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
	Divide	No								

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	Integer		Add				

- Read multiply operands?

Computer Science 146  
David Brooks



## Scoreboard Example: Cycle 8a (First half of clock cycle)

### Instruction status:

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F2			R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer			No	Yes
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	Yes	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU Mult1 Integer Add Divide								

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 8b (Second half of clock cycle)

### Instruction status:

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	Yes	Mult	F0	F2	F4			Yes	Yes	
Mult2	No									
Add	Yes	Sub	F8	F6	F2			Yes	Yes	
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU Mult1 Add Divide								

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 9

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9		
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2				

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	10 Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	No								
	2 Add	Yes	Sub	F8	F6	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Note →  
Remaining

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU Mult1 Add Divide								

- Read operands for MULT & SUB? Issue ADDD?

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 10

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9		
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2				

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	9 Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	1 Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU Mult1 Add Divide								

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 11

### Instruction status:

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
8 Mult1	Yes	Mult	F0	F2	F4				No	No
Mult2	No									
0 Add	Yes	Sub	F8	F6	F2				No	No
Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU Mult1 Add Divide								

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 12

### Instruction status:

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
7 Mult1	Yes	Mult	F0	F2	F4				No	No
Mult2	No									
Add	No									
Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU Mult1 Divide								

### • Read operands for DIVD?

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 13

### Instruction status:

Instruction	j	k	Read		Exec	Write	
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13			

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
6	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
13		Mult1			Add		Divide			

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 14

### Instruction status:

Instruction	j	k	Read		Exec	Write	
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
5	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
2	Add	Yes	Add	F6	F8	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
14		Mult1			Add		Divide			

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 15

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14		

### Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
4 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
15		Mult1			Add		Divide			

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 16

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14	16	

### Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
3 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
16		Mult1			Add		Divide			

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 17

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14	16	

WAR Hazard!

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		No								
2	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
17	FU	Mult1		Add		Divide			

- Why not write result of ADD???

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 18

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14	16	

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		No								
1	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
18	FU	Mult1		Add		Divide			

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 19

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14	16	

### Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
0 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
19	FU	Mult1		Add		Divide			

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 20

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14	16	

### Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
20	FU			Add		Divide			

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 21

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8	21		
ADDD	F6	F8 F2	13	14	16	

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	Yes	Add	F6	F8	F2				No	No
Divide	Yes	Div	F10	F0	F6				Yes	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
21	FU				Add	Divide			

- WAR Hazard is now gone...

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 22

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8	21		
ADDD	F6	F8 F2	13	14	16	22

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	No									
39 Divide	Yes	Div	F10	F0	F6				No	No

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
22	FU					Divide			

Computer Science 146  
David Brooks



# Faster than light computation (skip a couple of cycles)

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 61

**Instruction status:**

Instruction	<i>j</i>	<i>k</i>	<i>Read Exec Write</i>				
			<i>Issue</i>	<i>Oper</i>	<i>Comp</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	
ADDD	F6	F8	F2	13	14	16	22

**Functional unit status:**

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>
					<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
0	Divide	Yes	Div	F10	F0	F6			No	No

**Register result status:**

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
61	FU Divide								

Computer Science 146  
David Brooks

## Scoreboard Example: Cycle 62

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8	21	61	62
ADDD	F6	F8 F2	13	14	16	22

### Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
62	FU								

Computer Science 146  
David Brooks

## Review: Scoreboard Example: Cycle 62

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8	21	61	62
ADDD	F6	F8 F2	13	14	16	22

### Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
62	FU								

- In-order issue; out-of-order execute & commit

Computer Science 146  
David Brooks

# Scoreboarding Review

LD F6 34+ R2  
 LD F2 45+ R3  
 MULTD F0 F2 F4  
 SUBD F8 F6 F2  
 DIVD F10 F0 F6  
 ADDD F6 F8 F2

	1	2	3	4	5	6	7	8	9	10	11	12	13
LD F6, 34(R2)	Iss	Rd	Ex	Wb									
LD F2, 45(R3)					Iss	Rd	Ex	Wb					
MULTD F0, F2, F4						Iss	Iss	Iss	Rd	M1	M2	M3	M4
SUBD F8, F6, F2							Iss	Iss	Rd	A1	A2	Wb	
DIVD F10, F0, F6								Iss	Iss	Iss	Iss	Iss	Iss
ADDD F6, F8, F2													Iss

Computer Science 146  
 David Brooks

# Scoreboarding Review

LD F6 34+ R2  
 LD F2 45+ R3  
 MULTD F0 F2 F4  
 SUBD F8 F6 F2  
 DIVD F10 F0 F6  
 ADDD F6 F8 F2

	11	12	13	14	15	16	17	18	19	20	21	22 .... 62	
LD F6, 34(R2)													
LD F2, 45(R3)													
MULTD F0, F2, F4	M2	M3	M4	M5	M6	M7	M8	M9	M10	Wb			
SUBD F8, F6, F2	A2	Wb											
DIVD F10, F0, F6	Iss	Iss	Iss	Iss	Iss	Iss	Iss	Iss	Iss	Iss	Rd	D1	Wb
ADDD F6, F8, F2			Iss	Rd	A1	A2	A2	A2	A2	A2	A2	Wb	

Computer Science 146  
 David Brooks

## Scoreboarding Limitations

---

- Number and type of functional units
- Number of instruction buffer entries (scoreboard size)
- Amount of application ILP (RAW hazards)
- Presence of antidependencies (WAR) and output dependencies (WAW)
  - Inorder issue for WAW/Structural Hazards limits scheduler
  - WAR stalls are critical for loops (hardware loop unrolling)

## Tomasulo's Approach

---

- Used in IBM 360/91 Machines (Late 60s)
- Similar to scoreboarding, but added renaming
- Key concept: Reservation Stations
  
- Very Important Topic
  - Scheduling ideas led to Alpha 21264, HP PA-8000, MIPS R10K, Pentium III, Pentium 4, PowerPC 604, etc...

## Reservation Stations (RS)

---

- Distributed (rather than centralized) control scheme
  - Bypassing is allowed via Common Data Bus (CDB) to RS
  - Register Renaming eliminates WAR/WAW hazards
- Scoreboard/Instruction Buffer => Reservation Stations
  - Fetch and Buffer operands as soon as available
    - Eliminates need to always get values from registers at execute
  - Pending instructions designate reservation stations that will provide their inputs
  - Successive writes to a register cause only the last one to update the register


---

Computer Science 146  
David Brooks

## Register Renaming

---

- Compiler can eliminate some WAW/WAR “false” hazards, but not all
  - Not enough registers
  - Hazards across branches (common!) – can eliminate on taken, or fall through but not both
  - Hazards with itself -- dynamic loops (example later)
- Example (spill code causing “false hazards”)

$C = A + B$		ADD	R3, R1, R2
$D = A - B$		SW	R3, 0(R4)
		SUB	R3, R1, R2

---

Computer Science 146  
David Brooks

# Register Renaming

---

- Dynamically change register names to eliminate “false dependencies” (WAR/WAW hazards)
- Architectural registers: *Names* not Locations
  - Many more locations (“reservation stations” or “physical registers”) than names (“logical or architectural registers”)
  - Dynamically map names to locations

# Register Renaming Example

---

Assume temporary registers S and T

DIV F0, F2, F4		DIV F0, F2, F4
ADD F6, F0, F8		ADD S, F0, F8
SW F6, 0(R1)		SW S, 0(R1)
SUB F8, F10, F14		SUB T, F10, F14
MUL F6, F10, F8		MUL F6, F10, T

# Register Renaming with Tomasulo

---

- At instruction issue:
  - Register specifiers for source operands are renamed to the names of the reservation stations
  - Values can exist in reservation station or register file
    - To eliminate WARs, register file values are *copied* to reservation stations at issue
    - Other methods example use *pointer-based* renaming (map-table)
- Technique used in Pentium III, PowerPC604

# Reservation Station Components

---

- Op: Operation to perform in the unit
- Qj, Qk: Reservation stations producing source registers (value to be written)
  - Note: No ready flags needed as in Scoreboard
  - Qj, Qk=0 => ready
  - Store buffers only have Qi for RS producing result
- Vj, Vk: Value of Source operands
  - Store buffers has V field, result to be stored
- Busy: Indicates reservation station or FU are occupied
- Register Result Status: Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

## Three Stages of Tomasulo Algorithm

---

### 1. Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard),  
control issues instr & sends operands (renames registers).

### 2. Execution—operate on operands (EX)

When both operands ready then execute;  
if not ready, watch Common Data Bus for result

### 3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units;  
mark reservation station available

---


## Data Buses in Tomasulo Algorithm

---

- Normal data bus: data + destination (“go to” bus)
- Common data bus: data + source (“come from” bus)
  - 64 bits of data + 4 bits of Functional Unit source address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast



## Tomasulo Organization



## Tomasulo Example

**Instruction status:**

Instruction	j	k	Exec		Write	Busy	Address
			Issue	Comp			
LD	F6	34+	R2			No	
LD	F2	45+	R3			No	
MULTD	F0	F2	F4			No	
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS	RS
				Vj	Vk	Qj	Qk		
	Add1	No							
	Add2	No							
	Add3	No							
	Mult1	No							
	Mult2	No							

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
0	FU								

## Tomasulo Example Cycle 1

**Instruction status:**

Instruction	j	k	Exec Write		Busy	Address
			Issue	Comp Result		
LD	F6	34+	R2	1	Yes	34+R2
LD	F2	45+	R3		No	
MULTD	F0	F2	F4		No	
SUBD	F8	F6	F2		No	
DIVD	F10	F0	F6		No	
ADDD	F6	F8	F2		No	

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1				Load1					

## Tomasulo Example Cycle 2

**Instruction status:**

Instruction	j	k	Exec Write		Busy	Address
			Issue	Comp Result		
LD	F6	34+	R2	1	Yes	34+R2
LD	F2	45+	R3	2	Yes	45+R3
MULTD	F0	F2	F4		No	
SUBD	F8	F6	F2		No	
DIVD	F10	F0	F6		No	
ADDD	F6	F8	F2		No	

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2		Load2			Load1				

**Note: Unlike 6600, can have multiple loads outstanding**

## Tomasulo Example Cycle 3

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4	3		Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS		RS	
				Vj	Vk	Qj	Qk	Qj	Qk		
Add1		No									
Add2		No									
Add3		No									
Mult1		Yes	MULTD		R(F4)			Load2			
Mult2		No									

**Register result status:**

Clock	FU											
	F0	F2	F4	F6	F8	F10	F12	...	F30			
3		Load2		Load1								

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard
- Load1 completing; what is waiting for Load1?

Computer Science 146  
David Brooks

## Tomasulo Example Cycle 4

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4		Load2	Yes 45+R3
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS		RS	
				Vj	Vk	Qj	Qk	Qj	Qk		
Add1		Yes	SUBD	M(A1)						Load2	
Add2		No									
Add3		No									
Mult1		Yes	MULTD		R(F4)			Load2			
Mult2		No									

**Register result status:**

Clock	FU											
	F0	F2	F4	F6	F8	F10	F12	...	F30			
4		Load2		M(A1)	Add1							

- Load2 completing; what is waiting for Load1?

Computer Science 146  
David Brooks

## Tomasulo Example Cycle 5

**Instruction status:**

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3					No	
SUBD	F8	F6	F2	4						
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2							

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD	M(A1)	Mult1		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Mult1	M(A2)	M(A1)	Add1	Mult2			

## Tomasulo Example Cycle 6

**Instruction status:**

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3					No	
SUBD	F8	F6	F2	4						
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6						

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD	M(A1)	Mult1		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	M(A2)	Add2	Add1	Mult2			

• Issue ADDD here vs. scoreboard?

## Tomasulo Example Cycle 7

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7			
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	M(A2)		Add2	Add1	Mult2		

- Add1 completing; what is waiting for it?

## Tomasulo Example Cycle 8

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

## Tomasulo Example Cycle 9

**Instruction status:**

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3					No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6						

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS	RS
				Vj	Vk	Qj	Qk		
	Add1	No							
1	Add2	Yes	ADDD	(M-M)	M(A2)				
	Add3	No							
6	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

## Tomasulo Example Cycle 10

**Instruction status:**

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3					No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10					

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS	RS
				Vj	Vk	Qj	Qk		
	Add1	No							
0	Add2	Yes	ADDD	(M-M)	M(A2)				
	Add3	No							
5	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

- Add2 completing; what is waiting for it?

## Tomasulo Example Cycle 11

**Instruction status:**

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4		No		
LD	F2	45+	R3	2	4	5		No		
MULTD	F0	F2	F4	3				No		
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS	RS
				Vj	Vk	Qj	Qk		
	Add1	No							
	Add2	No							
	Add3	No							
4	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1	M(A2)	(M-M+N	(M-M)	Mult2			

- Write result of ADDD here vs. scoreboard?
- All quick instructions complete in this cycle!

## Tomasulo Example Cycle 12

**Instruction status:**

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4		No		
LD	F2	45+	R3	2	4	5		No		
MULTD	F0	F2	F4	3				No		
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS	RS
				Vj	Vk	Qj	Qk		
	Add1	No							
	Add2	No							
	Add3	No							
3	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1	M(A2)	(M-M+N	(M-M)	Mult2			

## Tomasulo Example Cycle 13

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS	RS
				Vj	Vk	Qj	Qk		
	Add1	No							
	Add2	No							
	Add3	No							
2	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
13	Mult1	M(A2)		(M-M+N	(M-M)	Mult2			

## Tomasulo Example Cycle 14

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS	RS
				Vj	Vk	Qj	Qk		
	Add1	No							
	Add2	No							
	Add3	No							
1	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
14	Mult1	M(A2)		(M-M+N	(M-M)	Mult2			



## Tomasulo Example Cycle 15

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15		Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS		RS	
				Vj	Vk	Qj	Qk	Qj	Qk		
	Add1	No									
	Add2	No									
	Add3	No									
0	Mult1	Yes	MULTD	M(A2)	R(F4)						
	Mult2	Yes	DIVD		M(A1)	Mult1					

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	Mult1	M(A2)		(M-M+N	(M-M)	Mult2			

## Tomasulo Example Cycle 16

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS		RS	
				Vj	Vk	Qj	Qk	Qj	Qk		
	Add1	No									
	Add2	No									
	Add3	No									
	Mult1	No									
40	Mult2	Yes	DIVD	M*F4	M(A1)						

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16	M*F4	M(A2)		(M-M+N	(M-M)	Mult2			

## Tomasulo Example Cycle 55

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS		RS	
				Vj	Vk	Qj	Qk				
Add1		No									
Add2		No									
Add3		No									
Mult1		No									
1 Mult2		Yes	DIVD	M*F4	M(A1)						

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
55	FU	M*F4	M(A2)		(M-M+N	(M-M)	Mult2		

## Tomasulo Example Cycle 56

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56			
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	S1		S2		RS		RS	
				Vj	Vk	Qj	Qk				
Add1		No									
Add2		No									
Add3		No									
Mult1		No									
0 Mult2		Yes	DIVD	M*F4	M(A1)						

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU	M*F4	M(A2)		(M-M+N	(M-M)	Mult2		

- Mult2 is completing; what is waiting for it?

## Tomasulo Example Cycle 57

**Instruction status:**

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	
LD	F2	45+	R3	2	4	5	Load1
MULTD	F0	F2	F4	3	15	16	Load2
SUBD	F8	F6	F2	4	7	8	Load3
DIVD	F10	F0	F6	5	56	57	
ADDD	F6	F8	F2	6	10	11	

**Reservation Stations:**

Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIVD	M*F4	M(A1)		

**Register result status:**

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
56	FU	M*F4	M(A2)		(M-M+N	(M-M)	Mult2		

- Once again: In-order issue, out-of-order execution and completion.

## Compare to Scoreboard Cycle 62

**Instruction status:**

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec Comp</i>	<i>Write Result</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	5	6	7	8		
MULTD	F0	F2	F4	6	9	19	20		
SUBD	F8	F6	F2	7	9	11	12		
DIVD	F10	F0	F6	8	21	61	62		
ADDD	F6	F8	F2	13	14	16	22		

- Why take longer on scoreboard/6600?

Structural Hazards  
Lack of forwarding

# Tomasulo Review

---

LD      F6      34+      R2  
 LD      F2      45+      R3  
 MULTD F0      F2      F4  
 SUBD   F8      F6      F2  
 DIVD   F10      F0      F6  
 ADDD   F6      F8      F2

	1	2	3	4	5	6	7	8	9	10	11	12	13
LD F6, 34(R2)	Iss	Ex	M	Wb									
LD F2, 45(R3)		Iss	Ex	M	Wb								
MULTD F0, F2, F4			Iss	Iss	Iss	M1	M2	M3	M4	M5	M6	M7	M8
SUBD F8, F6, F2				Iss	Iss	A1	A2	Wb					
DIVD F10, F0, F6					Iss	Iss	Iss	Iss	Iss	Iss	Iss	Iss	Iss
ADDD F6, F8, F2						Iss	Iss	Iss	A1	A2	Wb		

---

Computer Science 146  
David Brooks

# Tomasulo Review

---

LD      F6      34+      R2  
 LD      F2      45+      R3  
 MULTD F0      F2      F4  
 SUBD   F8      F6      F2  
 DIVD   F10      F0      F6  
 ADDD   F6      F8      F2

	11	12	13	14	15	16	17	18	19	20	21	22	....	57
LD F6, 34(R2)														
LD F2, 45(R3)														
MULTD F0, F2, F4	M6	M7	M8	M9	M10	Wb								
SUBD F8, F6, F2														
DIVD F10, F0, F6	Iss	Iss	Iss	Iss	Iss	Iss	D1	D2	D3	D4	D5	D6	Wb	
ADDD F6, F8, F2														

---

Computer Science 146  
David Brooks

## How can Tomasulo overlap iterations of loops?

---

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
  - Replace static register names from code with dynamic register locations
  - Increases effective size of register file
  - Permit instruction issue to advance past integer control flow operations.
- Crucial: integer unit must “get ahead” of floating point unit so that we can issue multiple iterations

---

Computer Science 146  
David Brooks

## Tomasulo Loop Example

---

Loop: LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loop	

- Multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- Will show clocks for SUBI, BNEZ
- Reality: integer instructions run ahead

---

Computer Science 146  
David Brooks

## Loop Example

*Instruction status:*

ITER	Instruction	j	k	Exec Write		Issue	Comp	Result	Busy	Addr	Fu
				S1	S2						
1	LD	F0	0	R1					No		
1	MULTD	F4	F0	F2					No		
1	SD	F4	0	R1					No		
2	LD	F0	0	R1					No		
2	MULTD	F4	F0	F2					No		
2	SD	F4	0	R1					No		

*Reservation Stations:*

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1		No						LD
Add2		No						MULTD
Add3		No						SD
Mult1		No						SUBI
Mult2		No						BNEZ

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
0	80	Fu								

## Loop Example Cycle 1

*Instruction status:*

ITER	Instruction	j	k	Exec Write		Issue	Comp	Result	Busy	Addr	Fu
				S1	S2						
1	LD	F0	0	R1		1			Yes	80	
1	MULTD	F4	F0	F2					No		
1	SD	F4	0	R1					No		
2	LD	F0	0	R1					No		
2	MULTD	F4	F0	F2					No		
2	SD	F4	0	R1					No		

*Reservation Stations:*

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1		No						LD
Add2		No						MULTD
Add3		No						SD
Mult1		No						SUBI
Mult2		No						BNEZ

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
1	80	Fu	Load1							

## Loop Example Cycle 2

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	Load1	Yes	80	
1	MULTD	F4	F0	F2	2	Load2	No		
1	SD	F4	0	R1		Load3	No		
2	LD	F0	0	R1		Store1	No		
2	MULTD	F4	F0	F2		Store2	No		
2	SD	F4	0	R1		Store3	No		

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
Add1	No							LD	F0	0	R1	
Add2	No							MULTD	F4	F0	F2	
Add3	No							SD	F4	0	R1	
Mult1	Yes	Multd				R(F2)	Load1	SUBI	R1	R1	#8	
Mult2	No							BNEZ	R1	Loop		

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Fu	Load1	Mult1						

Computer Science 146  
David Brooks

## Loop Example Cycle 3

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	Load1	Yes	80	
1	MULTD	F4	F0	F2	2	Load2	No		
1	SD	F4	0	R1	3	Load3	No		
2	LD	F0	0	R1		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2		Store2	No		
2	SD	F4	0	R1		Store3	No		

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
Add1	No							LD	F0	0	R1	
Add2	No							MULTD	F4	F0	F2	
Add3	No							SD	F4	0	R1	
Mult1	Yes	Multd				R(F2)	Load1	SUBI	R1	R1	#8	
Mult2	No							BNEZ	R1	Loop		


### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
3	80	Fu	Load1	Mult1						

- Implicit renaming sets up "DataFlow" graph

Computer Science 146  
David Brooks

## What does this mean physically?



## Loop Example Cycle 4

### Instruction status:

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		No		
1	SD	F4	0	R1	3		No		
2	LD	F0	0	R1			Yes	80	Mult1
2	MULTD	F4	F0	F2			No		
2	SD	F4	0	R1			No		

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Fu	Load1	Mult1						

### Dispatching SUBI Instruction



## Loop Example Cycle 5

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		No		
1	SD	F4	0	R1	3		No		
2	LD	F0	0	R1			Yes	80	Mult1
2	MULTD	F4	F0	F2			No		
2	SD	F4	0	R1			No		

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
Add1	No							LD	F0	0	R1	
Add2	No							MULTD	F4	F0	F2	
Add3	No							SD	F4	0	R1	
Mult1	Yes	Multd					R(F2)	SUBI	R1	R1	#8	
Mult2	No							BNEZ	R1	Loop		

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
5	72	Fu	Load1	Mult1						

- And, BNEZ instruction

Computer Science 146  
David Brooks

## Loop Example Cycle 6

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		Yes	72	
1	SD	F4	0	R1	3		No		
2	LD	F0	0	R1	6		Yes	80	Mult1
2	MULTD	F4	F0	F2			No		
2	SD	F4	0	R1			No		

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
Add1	No							LD	F0	0	R1	
Add2	No							MULTD	F4	F0	F2	
Add3	No							SD	F4	0	R1	
Mult1	Yes	Multd					R(F2)	SUBI	R1	R1	#8	
Mult2	No							BNEZ	R1	Loop		

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
6	72	Fu	Load2	Mult1						

- Notice that F0 never sees Load from location 80

Computer Science 146  
David Brooks

## Loop Example Cycle 7

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		Yes	72	
1	SD	F4	0	R1	3		No		
2	LD	F0	0	R1	6		Yes	80	Mult1
2	MULTD	F4	F0	F2	7		No		
2	SD	F4	0	R1			No		

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
								S1	S2	RS	
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd			R(F2)	Load1		SUBI	R1	R1	#8
Mult2	Yes	Multd			R(F2)	Load2		BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
7	72	Fu	Load2	Mult2						

- Register file completely detached from iteration 1

Computer Science 146  
David Brooks

## Loop Example Cycle 8

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		Yes	72	
1	SD	F4	0	R1	3		No		
2	LD	F0	0	R1	6		Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Yes	72	Mult2
2	SD	F4	0	R1	8		No		

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
								S1	S2	RS	
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd			R(F2)	Load1		SUBI	R1	R1	#8
Mult2	Yes	Multd			R(F2)	Load2		BNEZ	R1	Loop	


### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
8	72	Fu	Load2	Mult2						

- First and Second iteration completely overlapped

Computer Science 146  
David Brooks

## What does this mean physically?



## Loop Example Cycle 9

### Instruction status:

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	Yes	80	
1	MULTD	F4	F0	F2	2		Yes	72	
1	SD	F4	0	R1	3		No		
2	LD	F0	0	R1	6		Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Yes	72	Mult2
2	SD	F4	0	R1	8		No		

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72	Fu	Load2	Mult2						

- Load1 completing: who is waiting?

- Note: Dispatching SUBI

## Loop Example Cycle 10

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	Yes 72
1	SD	F4	0	R1	3			Load3	No
2	LD	F0	0	R1	6	10		Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
4	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8	
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop		

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
10	64	Fu	Load2	Mult2						

- Load2 completing: who is waiting?
- Note: Dispatching BNEZ

Computer Science 146  
David Brooks

## Loop Example Cycle 11

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8	
4	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop		

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Fu	Load3	Mult2						

- Next load in sequence

Computer Science 146  
David Brooks

## Loop Example Cycle 12

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
								S1	S2	RS	
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
12	64	Fu	Load3	Mult2						

- Why not issue third multiply?

Computer Science 146  
David Brooks

## Loop Example Cycle 13

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
								S1	S2	RS	
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64	Fu	Load3	Mult2						

Computer Science 146  
David Brooks

## Loop Example Cycle 14

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14		Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8	
1	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop		

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
14	64	Fu	Load3	Mult2						

- Mult1 completing. Who is waiting?

Computer Science 146  
David Brooks

## Loop Example Cycle 15

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15		Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
	Mult1	No						SUBI	R1	R1	#8	
0	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop		

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
15	64	Fu	Load3	Mult2						

- Mult2 completing. Who is waiting?

Computer Science 146  
David Brooks

## Loop Example Cycle 16

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	No

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
								S1	S2	RS	
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1	#8
Mult2	No							BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
16	64	Fu	Load3	Mult1						

Computer Science 146  
David Brooks

## Loop Example Cycle 17

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes 64 Mult1

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
								S1	S2	RS	
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1	#8
Mult2	No							BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
17	64	Fu	Load3	Mult1						

Computer Science 146  
David Brooks

## Loop Example Cycle 18

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18		Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes 64 Mult1

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
								S1	S2	RS	
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1	#8
Mult2	No							BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
18	64	Fu	Load3	Mult1						

Computer Science 146  
David Brooks

## Loop Example Cycle 19

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18	19	Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	No
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8	19		Store3	Yes 64 Mult1

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
								S1	S2	RS	
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1	#8
Mult2	No							BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
19	64	Fu	Load3	Mult1						

Computer Science 146  
David Brooks



## Loop Example Cycle 20

### Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18	19	Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	No
2	MULTD	F4	F0	F2	7	15	16	Store2	No
2	SD	F4	0	R1	8	19	20	Store3	Yes 64 Mult1

### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Oj	Ok	Code:			
								LD	F0	0	R1
Add1	No							MULTD	F4	F0	F2
Add2	No							SD	F4	0	R1
Add3	No							SUBI	R1	R1	#8
Mult1	Yes	Multd			R(F2)	Load3		BNEZ	R1	Loop	
Mult2	No										

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
20	64	Fu	Load3	Mult1						

Computer Science 146  
David Brooks

## Tomasulo Review

- Reservation Stations
  - Distribute RAW hazard detection
  - Renaming eliminates WAW hazards
  - Buffering values in Reservation Stations removes WARs
  - Tag match in CDB requires many associative compares
- Common Data Bus
  - Achilles heal of Tomasulo
  - Multiple writebacks (multiple CDBs) expensive
- Load/Store reordering
  - Load address compared with store address in store buffer

Computer Science 146  
David Brooks

## Tomasulo vs. Scoreboarding

---

1. No explicit checking for WAW or WAR hazards
2. CDB broadcasts results rather than waiting on registers
3. Loads/Store are treated like basic FUs
4. Distributed vs. Centralized control

## Register Renaming: Pointer-Based

---

- MIPS R10K, Alpha 21264, Pentium 4, POWER4
- Mapper/Map Table: Hardware to hold these mappings
  - Register Writes: Allocate new location, note mapping in table
  - Register Reads: Look in map table, find location of most recent write
- Deallocate mappings when done


# Register Renaming: Example

- Mapper/Map Table: Hardware to hold these mappings
  - Register Writes: Allocate new location, note mapping in table
  - Register Reads: Look in map table, find location of most recent write
- Deallocate mappings when done
- Assume
  - 4 Architected/Logical Registers (F1,F2,F3,F4) “names”
  - 8 Physical/Rename Registers (P1—P8) “locations”
- Code – Lots of Potential WAR/WAW, also RAWs
 

```

ADD   R1, R2, R4
SUB   R4, R1, R2
ADD   R3, R1, R3
ADD   R1, R3, R2
            
```

# Register Renaming: Example



## For next time

---

- Branch Prediction
  - Section 3.4/3.5 of H&P
  - “A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History” Tse-Yu Yeh and Yale Patt, ISCA-1993