Eli Gafni \*

Michael Mitzenmacher<sup>†</sup>

### Abstract

Various timing-based mutual exclusion algorithms have been proposed that guarantee mutual exclusion if certain timing assumptions hold. In this paper, we examine how these algorithms behave when the time for the basic operations is governed by random distributions. In particular, we are concerned with how often such algorithms succeed in allowing a processor to obtain a critical section and how this success rate depends on the random variables involved. We explore this question in the case where operation times are governed by exponential and gamma distributions, using both theoretical analysis and simulations.

## 1 Introduction

A good design methodology for developing distributed algorithms, as advocated by Liskov [8], is to assume the worst and hope for the best. In assuming the worst, one designs an algorithm which is safe regardless of the amount of time each operation takes. In hoping for the best, one designs the algorithm to optimize some utility function under certain timing assumptions.

A nice example of such a design is the mutual exclusion algorithm of Lynch and Shavit [9]. The algorithm relies on Lamport's fast mutual exclusion algorithm [6] to guarantee that the safety condition of exclusion is never violated. (See Figure 1.) It relies on Fischer's timed mutual exclusion algorithm [3] to provide Lamport's algorithm the environment it expects, namely a single contender. (See Figure 2.) The algorithm is guaranteed to succeed if certain hard timing constraints are met. If Fischer's algorithm fails because the appropriate hard timing constraints are violated, then deadlock might occur, but two processors will never access a critical section at the same time. In this paper, we consider how to design mutual exclusion algorithms under probabilistic assumptions on the timing of steps, rather than hard timing constraints. One motivation for this direction lies in new storage area network (SAN) architectures [1, 2, 7, 11]. The SAN architecture consists of servers sharing a "disk farm" over a network. Conceptually, with regard to the design of distributed algorithms, the physical model of this architecture is close to the abstract model of shared memory, and consequently shared memory solutions become practical. However, the timing behavior of disks is not well understood, and making hard timing assumptions which are guaranteed to hold may entail prohibitively long time-outs or self-delays for practice. Consequently, probabilistic analysis of mutual exclusion algorithms appears called for.

Another motivation is to find better, more efficient probabilistic algorithms for mutual exclusion. Instead of having algorithms introduce deterministic pauses designed for the worst case in order to guarantee mutual exclusion, using shorter pauses with random times may lead to better practical performance. This approach may allow tradeoffs between correctness properties (since the random pauses may not give the same guarantees as deterministic ones) and efficiency.

A further motivation for introducing probabilistic models into this area is simply to gain more insight into the features of these algorithms. In particular, our analysis demonstrates that an appropriate pause (even one that lasts a random time) can dramatically change an algorithm's behavior.

We further note that the probabilistic framework we introduce is reminiscent of similar work on contention resolution in multi-access channels. The contention resolution framework has proven highly successful. (See the notes at [4], or references from [5] or [10].) We suspect that this direction may therefore prove worthwhile in the mutual exclusion context as well.

In this paper, we focus on the case where step times have the exponential distribution. This distribution has properties which prove handy for analysis. Moreover, although the assumption of exponential distributions is not correct in practice, algorithms that behave well under the exponential distribution are generally assumed (whether correctly or not!) to behave well under "reasonable" distributions. Thus they make an appropriate starting point for this analysis. We also examine the case where step times have a gamma distribution, both to offer more insight and to avoid the problem of drawing conclusions specific to the exponential distribution.

We refer to the basic unit of much of our analysis as a

<sup>\*</sup>UCLA Computer Science Department, E-mail: eli@cs.ucla.edu. Part of this work was done while visiting Compaq Systems Research Center.

<sup>&</sup>lt;sup>†</sup>Harvard University, Computer Science Department, E-mail: michaelm@eecs.harvard.edu. Most of this work was done while employed at Compaq Systems Research Center.

Lamport x, y: shared registers, initially 0 % Entering ME-lock L: x := i;

x := i;if  $y \neq 0$  then goto L; y := 1;if  $x \neq i$  then goto L; enter critical region; exit critical region; y := 0; % Exiting ME-lock

Figure 1: Lamport style mutual exclusion.

*lock.* Loosely speaking, for our purposes a lock is a shared variable that can be inspected (or read, to see if it is clear), written (to attempt to take control), and read (to see if control has been obtained). A processor successfully passes through a lock if it finds it clear on inspection, writes its processor ID to it, and reads back its processor ID. Note that a processor may pause, or self-delay, between any of these steps. A lock is a basic unit in Fischer's mutual exclusion algorithm.

We are interested in answers to questions such as:

- 1. How often do Fischer-style locks succeed, and how does this depend on the underlying distributions?
- 2. Are we better off with one Fischer-style lock with a long pause, or two consecutive Fischer-style locks with smaller pauses?
- 3. How should the Fischer-Lamport constructions be combined in this setting?

In this paper, we focus on the analysis of the basic lock construction, and explore the behavior of these locks and some of our questions with simulations. As a by-product of our work, we explore the behavior of several simple but interesting Markov chains. We believe that further, more detailed analysis of these Markov chains would be interesting, not only because of their connection to timed mutual exclusion algorithms, but also in and of themselves.

Because we focus on the simple lock mechanism, the analysis in this version of the paper is essentially selfcontained. However, we encourage the interested reader to peruse the work by Lynch and Shavit on timing-based mutual exclusion [9] for more details on Lamport's algorithm, Fischer's algorithm, and their combination, in order to put this work in context.

# 2 The Exponential Distribution

## 2.1 Properties of the Exponential Distribution

The exponential distribution proves convenient for theoretical study because of its special properties. We briefly note these properties here and make use of them without further reference throughout this paper. Fischer x: shared registers, initially 0 % Entering ME-lock L: if  $x \neq 0$  then goto L; x := i; pause if  $x \neq i$  then goto L; enter critical region; exit critical region; x := 0; % Exiting ME-lock

Figure 2: Fischer's timed mutual exclusion algorithm.

- Memoryless property: Suppose the time until an event is determined by an exponential random variable with mean  $\mu$ . Given that the event has not yet happened, the remaining time until the event happens is still an exponential random variable with mean  $\mu$ .
- Minimum property: Suppose the times until each of k events are determined by independent exponential random variables with mean μ. Then the time until the first of these events occurs is exponential with mean μ/k.
- Fairness property: Suppose the times until events A and B are determined by independent exponential random variables with means  $\mu_1$  and  $\mu_2$ , respectively. Then event A occurs first with probability  $\frac{\mu_2}{\mu_1 + \mu_2}$ .

## 2.2 How Many Pass Through?

Recall that the lock access protocol consists of an *inspect* phase (which is an initial read of the shared variable that comprises the lock), a *write* phase, and a final *read* phase. A processor inspects the lock to see if it is clear; it attempts to write its processor ID to the lock; and then it passes through the lock successfully if it reads its own ID. A processor that passes successfully through the lock eventually clears the shared variable so that others may pass through; until this occurs, the processor is said to own the lock. Mutual exclusion is guaranteed as long as no two processors believe they own the lock at the same time.

Fischer's mutual exclusion algorithm also allows for pauses. In particular, it is useful for a processor P to pause after the write phase, so that any other processor that might have passed the inspect phase has a chance to overwrite the shared lock variable before P reads back its own value. We begin our analyses without considering the effect of a pause; however, it will return later.

We denote the three phases by I, W, and R, respectively. In this section, unless otherwise stated we assume that the times for each of these actions are exponentially distributed, with means i, w, and r respectively, where the values of i, w and r are fixed constants (independent of the number of processors in the system). For convenience we scale so that w = 1 unless otherwise noted.

We begin by presenting some simple arguments regarding how many processors complete successive stages of a lock in the face of contention. These arguments do not answer our main question, which is how often does just one processor successfully obtain a lock in the face of contention. They do, however, introduce the flavor of our arguments and provide some initial insight.

**Theorem 1** Consider a situation where n processors begin inspecting a free lock at the same time. Then with constant probability at least  $\Omega(\sqrt{n/i})$  processors complete the inspection stage before the first write completes.

**Remark:** The assumption that the processors begin at the same time is for convenience; since all times are exponentially distributed, as long as a write has not occurred, we may take any instant when n processors are in the I stage as the beginning.

**Proof:** We derive a recursive function  $p_j$  describing the probability that at least j processors successfully inspect the lock before the first write. Suppose that jth inspection has just completed, and no writes have yet occurred. Then the time until the next inspection completes is exponentially distributed with mean i/(n - j), as there are n - j processors remaining. The time until the first write completes is exponentially distributed with mean 1/j, as there are j processors attempting a write. Hence the probability that another inspection completes before the first write is  $\frac{n-j}{ij+n-j}$ . Recursively, then, we have  $p_1 = 1$  and  $p_{j+1} = p_j \frac{n-j}{ij+n-j}$ .

Let 
$$z = \sqrt{n/i}$$
. Then

$$p_{z+1} = \prod_{1 \le j \le z} \frac{n-j}{ij+n-j}$$
$$= \prod_{1 \le j \le z} \left(1 - \frac{ij}{ij+n-j}\right)$$
$$\ge \prod_{1 \le j \le z} \left(1 - \frac{ij}{(1-\epsilon)n}\right),$$

for an  $\epsilon$  that goes to 0 as n gets large. Hence

$$p_{z+1} \ge \prod_{1 \le j \le z} \left( 1 - \frac{ij}{(1-\epsilon)n} \right) \ge \left( 1 - \frac{1}{(1-\epsilon)z} \right)^z,$$

which is arbitrarily close to  $e^{-1/(1-\epsilon)}$  for sufficiently large *n*. This demonstrates that with constant probability, at least  $\Omega\left(\sqrt{n/i}\right)$  processors complete the I stage.

It is easy to extend the proof of Theorem 1 to show that the expected number of processors that complete their I stage before the first write is actually  $\Theta(\sqrt{n/i})$ . In fact, asymptotically exact formulae can be found with some work. We demonstrate this for the case i = 1, which yields an interesting result, although the same technique applies for other cases. When i = 1, we have  $p_k = \prod_{1 \le j \le k-1} \frac{n-j}{n}$ , and the expected number of processors that complete the I stage before the first write is  $E_I = \sum_{k=1}^{n} p_k$ . Consider plotting the points  $((k-1)/n, np_k)$  in the first quadrant of the Euclidean plane for  $k = 1, \ldots, n$ . The area under the successive axes-parallel rectangles defined by these points equals the desired expectation  $E_I$ . But the area of these rectangles approximates the area under a curve passing through these points. Defining a curve that passes through these points is difficult, but we can find a curve that nearly passes through these points quite easily. Consider moving from  $(x, y) = ((k-1)/n, np_k)$  to  $(k/n, np_{k+1})$ . Note that as we move  $\Delta x = 1/n$  on the x-axis, the corresponding y-value drops by  $\Delta y = -xy$ . Hence our points are well approximated by the curve defined by the differential equation dy/dx = -nxy and the boundary condition y(0) = n. This curve is just  $y = ne^{-nx^2/2}$ . The area under the curve is

$$\int_0^1 n \mathrm{e}^{-n x^2/2} dx \approx \sqrt{\frac{\pi n}{2}}$$

for sufficiently large *n*. Hence, if *n* processors begin an *I* stage, then (up to lower order terms) on average  $\sqrt{\frac{\pi n}{2}}$  processors complete their inspection before the first write occurs.

**Theorem 2** Consider a situation where n processors begin to write to a lock at the same time. Then on average  $\Theta(\ln(rn)/r)$  read their own value.

**Proof:** The time between the *j*th and (j + 1)st write is exponentially distributed with mean 1/(n - j). Hence the probability that the processor that makes the *j*th write reads its own value is

$$\frac{\frac{1}{n-j}}{r+\frac{1}{n-j}} = \frac{1}{r(n-j)+1}.$$

The expected number of processors that read their own value is therefore

$$\sum_{j=1}^{n} \frac{1}{r(n-j)+1}$$

When r = 1, this is simply  $\sum_{j=1}^{n} 1/j = H(n) \approx \ln n$ . Otherwise, up to lower order terms, we have

$$\sum_{j=1}^{n} \frac{1}{r(n-j)+1} \approx \int_{x=0}^{n} \frac{1}{xr+1} dx = \frac{\ln(rn)+1}{r}.$$

The argument of Theorem 2 can be easily modified into a result showing that, in the setting of the theorem, the number of processors that read their own value is  $\Theta(\ln n)$  with high probability. The key is that the event that a processor reads before the next write completes is independent of all other such events. Hence, to obtain a bound on the number of reads that complete, standard Chernoff-type bounds apply.

From Theorems 1 and 2 we immediately obtain as a corollary that two locks are significantly better than one, in terms of the number of processors that can get through (in the case of no pauses). Specifically, for a single lock with all times having the same mean,  $\Theta(\sqrt{n})$  processors inspect the free lock before a write occurs with constant probability. Of these processors,  $\Theta(\ln \sqrt{n}) = \Theta(\ln n)$  then read their own values and hence pass through the lock. For a double lock, with high probability  $O(\ln n)$  get through the first lock, and hence on average at most  $O(\ln \ln n)$  pass through the second. Note that changing the mean times for the I, W, or R operations (while keeping them constant) only changes these expressions by constant factors, and hence this remains

true even if the average time to pass through the lock is the same in both scenarios. Hence, in the face of sufficiently large contention, double locks are much better with regard to the number of processors that pass through (on average, with no pauses).

### 2.3 How Often Does One Pass Through?

Showing that on average fewer processors pass through a double lock than a long single lock does not really answer our question of which is better. The proper measure of performance is how often a lock successfully allows only one processor through. We now focus on this variable. First, we show that for a single lock with exponentially distributed read and write times (and no pause), a single lock can perform quite poorly under high contention.

**Theorem 3** Consider a single lock with n processors beginning a write at the same time. The probability that just a single processor reads its own value is  $O(\sqrt[r]{1/rn})$ .

**Proof:** We begin with the case r = 1. Recall from Theorem 2 that the *j*th processor to write reads its own value with probability 1/(r(n-j) + 1), and that all such events can be treated as independent. Clearly the last processor to write will read its own value. The probability that it is the only one to do so is

$$\left(1-\frac{1}{2}\right)\left(1-\frac{1}{3}\right)\dots\left(1-\frac{1}{n}\right) = \frac{1}{2}\frac{2}{3}\dots\frac{n-1}{n} = \frac{1}{n}$$

Thus, when r = 1, the probability that only one processor believes it obtains the lock is 1/n. For a general r, this probability is

$$\begin{split} \prod_{j=1}^{n} \left( 1 - \frac{1}{r(n-j)+1} \right) &\approx & \prod_{i=1}^{n} e^{-1/(r(n-1)+1)} \\ &= & e^{-\sum_{i=1}^{n} \frac{1}{r(r(n-1)+1)}} \\ &\approx & e^{-\ln(rn)/r} \\ &= & 1/\sqrt[n]{rn}, \end{split}$$

where the approximations are correct up to lower order terms.

The result of Theorem 3 demonstrates how the probability of success increases with r and decreases with n. Although increasing r substantially increases the probability of just one processor successfully obtaining the lock, as ngrows large, for any fixed r this probability falls to 0.

We now consider the probability of exactly one processor taking control of a double lock. Under a reasonable assumption, we find that in this case, the probability that a single processor obtains the lock is bounded below by a constant, *regardless of how n grows.* This result is somewhat surprising, given the previous result for a single lock.

In this setting, we adopt the following assumption: once a processor passes through the second lock, it will hold that lock for a reasonably long amount of time. Hence, if one processor writes to the second lock before any others read it, we assume that this processor does not clear the second lock until well after all others read that it has possession. This assumption simplifies the problem, as now we need only consider the problem of whether one processor writes to the second lock before any others read it. It is also reasonable, since a lock is held long enough so that the critical section can be executed. **Theorem 4** Consider a double lock where all actions take time exponentially distributed with mean 1 for each processor. Let n processors begin a write for a first lock of a double lock at the same time. Then with constant probability, one processor writes to obtain the second lock before any other processors successfully pass through the first lock.

**Proof:** The intuition behind the theorem is relatively simple. With some constant probability, one lucky processor passes through the first lock quickly. It then writes to obtain the second lock before any other lucky processors can pass through the first lock. We now formalize this intuition. We first consider the case where c = r = w = 1 for convenience.

The *j*th processor passes through the first lock with probability  $\frac{1}{n-j+1}$ . Hence the probability that none of the first n/2 processors passes through the first lock is

$$\prod_{j=1}^{n/2} \left( 1 - \frac{1}{n-j+1} \right) = \frac{n-1}{n} \frac{n-2}{n-1} \dots \frac{n/2}{n/2+1} = \frac{1}{2},$$

Similarly, the probability that exactly one such processor passes through the first lock is

$$\sum_{j=1}^{n/2} \left[ \frac{\frac{1}{n-j+1}}{1-\frac{1}{n-j+1}} \prod_{k=1}^{n/2} \left( 1 - \frac{1}{n-k+1} \right) \right] = \frac{1}{2} \sum_{j=1}^{n/2} \frac{1}{n-j} \approx \frac{\ln 2}{2}$$

Now suppose exactly one processor from the first n/2passes through the first lock; let it be the jth to write. We now lower bound the probability this processor writes to obtain the second lock before any other processor passes through the first lock. To do so, this processor must complete both an I and W operation. Since all operation times are exponential, with constant probability both these operations complete before the (7n/8)th processor completes its write. This is clear since with probability 1/2, the I operation occurs before 1/2 of the remaining n - j writes to the first lock, and then with probability 1/2 again, the second W operation completes before 1/2 the remaining at most (n+i)/2 writes to the first lock. But now, by the same argument as previously, the probability that no processors from the (n/2) nd to the (7n/8) th finish their first write and pass through to the second lock is

$$\prod_{i=n/2+1}^{7n/8} \left(1 - \frac{1}{n-i+1}\right) = \frac{1}{4}.$$

Because of the memorylessness of the exponential distribution, all of these events can be treated as independent, and hence with constant probability a single processor successfully writes to the second lock as in the statement of the theorem.

When r and c are fixed constants other than 1, the same argument suffices; various constants in the argument must be changed to reflect the change in r and c.

The rather loose analysis of Theorem 4 greatly underestimates the probability that a single processor successfully writes to the second lock before all others. The true probabilities are best determined by simulations, and hence we return to this question in Section 5.

We also note that another way to gain better insight into the exact probability that a single processor successfully passes through the double lock is to consider the underlying Markov chain. For instance, this chain can easily be represented as a six-dimensional Markov chain, where each dimension tracks the number of processors in each state. Examining this Markov chain could lead to provable bounds on various probabilities associated with the lock's behavior. Of course, a complete analysis of this complex chain appears rather difficult. We therefore feel that our intuitive proof, combined with simulation results, is a natural approach to the problem.

#### 3 The Gamma Distribution

While the previous section, in which we considered exponential random variables, showed that a double lock is better than a single lock, the results must of course be taken in context. Since we know that in the case that all times are deterministic, a single lock is sufficient, it becomes interesting to consider how strongly this behavior depends on the underlying distribution. We offer some insight into this problem by considering the gamma distribution. Recall that a gamma distribution is the sum of a number of exponential random variables (of the same mean). For example, a gamma(2) distributed random variable with mean 1 is the sum of two exponential random variables, each with mean 1/2.

We show that for a gamma(2) distribution, the probability that only a single processor obtains a single lock is bounded below by a constant independent of k, the number of processors contending for the lock. Hence a single lock behaves more like a double lock under the exponential distribution in this case.

The intuition behind this performance is as follows. Consider the case where n processors are initiating the write stage for the lock at the same time. We may think of the write phase for a processor as consisting of two subphases, each corresponding to an exponentially distributed amount of time. Let us say that a processor is half-done with the write stage if it has completed its first subphase. Before the first processor to complete a write finishes the write, several processors will be half-done. The number of processors half-done with their write are very likely to prevent this first processor from finishing reading its value, for it is very likely that one of these half-done processors will complete its write before this processor can finish its read. This situation, where half-done writes overwrite completed writes before the corresponding read finishes, is likely to occur until few processors remain to complete their writes. When there are few processors remaining, it is possible for a read to complete before the processor value is overwritten, but this only happens with constant probability.

We present the above argument more formally in the theorem below, for the case where reads and writes execute with the same average time. For convenience we take this mean to be 2. We note that, in practice, one must consider the proper initial state more carefully. For example, if instead we begin by considering a set of processors in the inspect phase, then the state when the first processor writes will include processors half-done with their writes. The argument can be easily modified to this case.

**Theorem 5** Consider n processors beginning the write for a single lock where the times for writes and reads have independent gamma(2) distributions with mean 2. Then a single processor reads its own value with constant probability.

**Proof:** We assume that n is sufficiently large throughout. We first show that, with constant probability, by the time the first few writes complete, with constant probability there are at least  $6\sqrt{n}$  processors that are half-done. We then show (again with constant probability) that there continue to be at least  $4\sqrt{n}$  processors half done with their write until there are only  $8\sqrt{n}$  processors that have not written. This fact will allow us to conclude that with constant probability, all processors that write early fail to read their own value. We then argue that the probability that more than one of the last  $8\sqrt{n}$  processors to write successfully reads its own value is at most a constant. Putting all the constants together leaves a constant probability of a single processor obtaining the lock.

Consider the time until the first write completes. Let  $p_j$  be the probability that at least j processors are half done by this point. By the same argument as Theorem 1,  $p_1 = 1$  and  $p_{j+1} = p_j \frac{n-j}{n-j+1}$ . Again, by the same argument as Theorem 1, one finds that at least  $\sqrt{n}$  are half done when the first write completes with constant probability. One could use the same argument to show that at least  $6\sqrt{n}$  writes are half done with constant probability; alternatively, one could show that in a similar manner that by the time some constant number of writes complete, at least  $6\sqrt{n}$  writes are half done with (a higher) constant probability. In either case, notice that it is a very low probability event that any of these early writers successfully read their own value, since the probability they complete the final read before any of the processors that are half-done with their write is at most



Once we reach the point where we have  $6\sqrt{n}$  half-done writes, we claim that there remain at least  $4\sqrt{n}$  half-done writes up until the point where there are at most  $8\sqrt{n}$  processors left that have not even reached half-done. This is most easily seen by noting that the number of half-done writes is dominated by a simple random walk with boundaries at  $4\sqrt{n}$  and  $8\sqrt{n}$ ; at each step, the probability of gaining a half-done write is at least as large as the probability of losing one. A simple calculation then shows that with at least constant probability, there are always at least  $4\sqrt{n}$  half-done writes. Hence, during the time when all these processors attempt to read their own value, the probability that each does so is at most  $\left(\frac{1}{4\sqrt{n}}\right)^2 = \frac{1}{16n}$ , and hence with constant probability none of them read their own value.

We now need to consider the end of the process. To see what happens toward the end of the process, consider what would happen if the system began with all processors half-done with their writes. The *j*th processor to complete its write would then successfully read its own value with probability  $\left(\frac{1}{n-j+1}\right)^2$ . Hence the probability than any processor other than the last to write would read its own value would be at most  $\sum_{j=1}^{n-1} \left(\frac{1}{n-j+1}\right)^2 < \frac{6}{\pi^2}$ . (We elaborate on this below in Theorem 6.)

In the actual process, we have already seen that all behaves well up to the point when there are  $8\sqrt{n}$  processors that are not even half-done with their writes. After this point, the system behaves similarly to one where all remaining processors begin half-done with their writes. Specifically, consider the point where there are k processors left that are not even half-done with their writes. It is easy to show that with high probability (on the order of  $1/n^{2/3}$ ) that at this point there are  $ck \log n$  processors half done with their write

for some constant c. Hence, by the union bound, with high probability this holds at all points when at most  $8\sqrt{n}$  processors are not even half-done with their writes.

This implies that the probability of failure at the end, given that the system has behaved as predicted, is at most  $\sum_{j=1}^{n-1} \left(\frac{1}{n-j+1}\right)^2 + o(1)$ . The o(1) term is partly due to the fact that we do not need to sum over all values of j up to n-1, but only the last  $8c\sqrt{n}\log n$  to account for the end of the process. Also, however, it is due to the fact the *j*th processor to complete its write would then successfully read its own value with probability slightly higher than  $\left(\frac{1}{n-j+1}\right)^2$ , because some processors are not yet half done with their writes. Note that the number of processors not yet half done is always small (a  $O(\log n)$  factor smaller) compared to the number that are. This leads to only an o(1) difference.

To conclude, we find that in the beginning no processors pass through the lock with high probability, and several processors become half done with their writes; conditioned on this, with constant probability the number of processors half done with their writes remains high, and hence no processors pass through the lock in the middle; and finally, at the end, conditioned on previous successful behavior, with constant probability only the last processor to write passes through the lock. This completes the argument.

Theorem 5 has an interesting implication. Because a gamma(2) distribution is just the sum of two exponential distributions, we could easily turn a setting with exponentially distributed read and write times into one with gamma(2) distributed read and write times. Each read and write operation would simply be preceded by a "dummy" read or write operation. If the operations are uncorrelated, this effectively changes the distributions from exponential to gamma(2). Although this doubles the average time to obtain a lock, it changes the probability that a single processor successfully accesses the lock from a diminishing function of the number of processors n to something bounded below by a constant.

In fact, the dummy read or write operations are equivalent to a pause operation, where a pause takes a random amount of time. In Fischer's algorithm, only the read and not the write operation is delayed in this manner. It is therefore natural to now consider the case of Fischer's algorithm, where all operation times are exponential and there is a pause before the final read.

**Theorem 6** Consider n processors beginning the write for a single lock where writes and reads have independent exponential distributions with mean 1, and there is a pause before each final read of time that is also independent and exponentially distributed with mean 1. Then a single processor reads its own value with probability  $\frac{n+1}{2n}$ .

**Proof:** For the *j*th processor to complete its write to read its own value, the corresponding pause and read operation must occur before any other writes occur. This happens with probability  $\left(\frac{j}{n-j+1}\right)^2$ . Hence all but the last processor to write fail to pass through the lock with probability

$$\prod_{j=2}^{n} \left( 1 - \frac{1}{j^2} \right) = \prod_{j=2}^{n} \frac{j^2 - 1}{j^2}$$
$$= \frac{\prod_{j=2}^{n} (j-1) \prod_{j=2}^{n} (j+1)}{\prod_{j=2}^{n} j \prod_{j=2}^{n} j}$$
$$= \frac{n+1}{2n}.$$

Theorem 6 demonstrates the importance of the pause operation in the context of Fischer's algorithm in the case of exponentially distributed operation times. The pause leads to a completely different type of behavior, avoiding conflict in the critical section over half of the time.

#### 4 Two Protocols

We now apply some of the previous results in considering the performance of two mutual exclusion algorithms. Both provide mutual exclusion and weak deadlock-freedom.

The first protocol we consider, given in Figure 3, is the combined Fischer-Lamport algorithm presented as Algorithm 3 in [9]. It uses two registers. We also consider an algorithm using three registers also discussed in [9] that is obtained by directly replacing the critical section of Fischer's algorithm with a Lamport sytle algorithm for mutual exclusion, as shown in Figure 4.

The scheme using three registers (FL2) behaves similarly to a double lock. The first lock is represented by the x register, and the second "lock" consists of both the y and zregisters. Hence, with exponential service times, even without a pause, we would expect a constant probability for some processor to successfully execute the critical section on each trial. The logic is the same as that of Theorem 4; one fortunate early processor passes through the lock represented by register x, and then reaches the critical section before another processor can block it.

The scheme using two registers behaves essentially like a single lock on the register x, with the additional register y to ensure that only a single processor enters the critical region. It follows immediately from Theorem 6 that if the operation times are independently and exponentially distributed (including the pause), then a single processor passes through the x lock and hence successfully executes the critical section with constant probability. Similarly, it is easy to show that the probability of a processor obtaining the critical region goes to 0 as the number of processors increases when the pause is removed. We formalize this explicitly.

**Theorem 7** Consider n processors beginning at L in the algorithm FL1 of Figure 3. If writes and reads have independent exponential distributions with mean 1, and the pause takes time 0 (i.e., no pause), then a single processor successfully executes the critical section with probability o(1).

**Proof:** First, we note that with high probability, at least  $\Omega(\sqrt{n})$  of the *n* processors starting at L reach the write step, as shown in Theorem 1. We therefore assume that we begin with  $m = \Omega(\sqrt{n})$  processors at the write stage.

We derive two bounds. The first shows that processors that complete the write to x early are unlikely to reach the critical section, and the second shows that processors that complete the write to x late are unlikely to reach the critical section.

The *j*th processor to write its own value in register x must read back its value, read register y, write register y, and read its own value again before any other processor writes to register x to obtain the critical section. By now familiar reasoning, the probability of each of these events is  $1/(m - j + 1)^4$ . Hence, summing over all but the final writes, say when  $j \leq m - m^{1/3}$ , the union bound gives that the probability that any of these processors reach the critical section is o(1).

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
% Entering ME-lock
L:
if $x \neq 0$ then goto L;
x := i;
pause
if $x \neq i$ then goto L;
if $y \neq 0$ then goto L;
y := 1;
if $x \neq i$ then goto L;
enter critical region;
exit critical region;
y := 0;
x := 0;
% Exiting ME-lock

x, y: shared registers, initially 0

FL1

Figure 3: A clever Fischer-Lamport combination.

For the second bound, we note that the *j*th processor to write its own value in register *x* can reach the critical section only if no processor writes the value 1 on register *y* before this processor can read the register *y*. The argument of Theorem 2 shows that the average number of processes that read their own value in register *x* is  $\Omega(\log m)$ ; in fact, it shows that on average  $\Omega(\log m)$  of the first  $m - m^{1/2}$ processors read their own value. Since each such event is independent, a simple Chernoff argument demonstrates that with probability o(1), at least some constant number, say 10, of all but the last  $m^{1/2}$  processors read their own value. Assume that this is the case. All of these processors try to read and write to register *y*. Hence consider the final writes, say when  $j \ge m - m^{1/3}$ . For such a write to pass through the critical section, it must read the value for *y* before any of the 10 writes to *y* complete.

But consider any one of these 10 possible writes to y. For this write to occur after the *j*th write to x, either the corresponding read of y must occur after the  $(m - m^{5/12})$ th write to x, or the corresponding read of y occurs before the  $(m - m^{5/12})$ th write to x and the write to y occurs after the  $(m - m^{1/3})$ rd write to x. Since all operation times have the same mean, the probability of each of these events is at most  $1/m^{1/12}$ , and hence the probability of either is at most  $2/m^{1/12}$ . The probability register y still has value for any of the last  $(m - m^{1/3})$  writes is thus only o(1). (Note that the case of there being 10 possible writes to y just lowers the probability that j reaches the critical section even further, to at most  $1024/m^{10/12}$ !)

Hence, considering all cases, a single processor successfully executes the critical section with probability only o(1).

We note that we have not attempted to optimize the bounds of Theorem 7. A tight analysis would be interesting.

# $\mathbf{FL2}$

x, y, z: shared registers, initially 0
% Entering ME-lock
L:

if  $x \neq 0$  then goto L; x := i; pause if  $x \neq i$  then goto L; y := i; if  $z \neq 0$  then goto L; z := 1; if  $y \neq i$  then goto L; enter critical region; exit critical region; z := 0; x := 0; % Exiting ME-lock

Figure 4: A direct Fischer-Lamport combination.

### 5 Simulations

In this section, we present the results of simulations of locks and double locks with varying service times, as well as examine the performance of some mutual exclusion algorithms that use lock-like structures. The goal of this section is to demonstrate that our previous theorems accurately describe perceived performance, as well as gain more insight into the actual performance of mutual exclusion algorithms under these distributions.

We simulated single and double locks using operation times with an exponential distribution, a gamma(2) distribution, and a gamma(3) distribution. For the double lock, all operations have the same mean time, which we scale to be 1. For the single lock, we have simulated two cases: one where all operations have the same mean time, and one where the final read operation has mean 4, so that the total average time for a lock to try a processor is the same as that for a double lock. We call this a *long lock*. Each data point represents the fraction of 10,000 trials for which a single processor successfully passed through the lock.

The results are presented in Figure 5. We point out some features of interest. As expected, we find that a double lock dramatically outperforms a single lock in the case of the exponential distribution. Moreover, the poor performance of a single lock as the contention grows is clear. For the gamma distributions, however, the single lock performance does not deteriorate with contention, as expected. With a gamma(3) distribution, a single long lock outperforms a double lock.

Interestingly, the behavior as the number of processors increases is different for the three distributions! For the exponential distribution, the probability of success appears to decrease monotonically in the number of processors, while for the gamma(3) distribution the probability appears to increase monotonically in the number of processors. Meanwhile, for the gamma(2) distribution, the probability is nonmonotonic in the number of processors. This behavior may

Fischer-Lamport Variations




Figure 5: Comparing the behavior of a single lock and a double lock.




Figure 6: Comparing combined mutual exclusion algorithms.

be worthy of future study, if only as a mathematical curiosity.

We also present some results for the mutual exclusion algorithms of Section 4 in Figure 6. For these results, the distribution of the time for all operations is taken to be exponential with mean 1.

Note the dramatic effect of the pause in the performance of FL1. This is not surprising, given the analysis of Section 4. Also, note that with the pause the FL1 algorithm succeeds a little more than  $1/\bar{2}$  of the time. A rough approximation of this behavior is derivable from Theorem 6. Slightly over 1/2 of the time, a single processor will pass through the first lock. When multiple processors pass through the first lock, sometimes one will reach the critical section before any other processor can block it; this accounts for the additional probability of success. The mutual exclusion algorithm FL2 performs better, but of course it uses an extra register and on average more time, since more reads and writes are performed by each processor. Tighter analyses or exhaustive simulations of the behavior of these algorithms might lead to a better comparison. It seems difficult to develop a more general statement as to which algorithm is preferable, as the decision may simply depend on the underlying timing distributions.

### 6 Conclusions and Open Questions

We have examined the behavior of timed locks under simple distributions, including exponential and gamma distributions, using both theoretical analysis and simulations. In particular, we have focused on the question of whether two locks are better than one, and shown how it may depend on the distribution of the completion time of operations. We have also considered how this effects the design of mutual exclusion algorithms.

We believe there are several ways to extend this work. A better understanding of the Markov chains underlying double or more extensive sequences of locks would be interesting. For example, it would be appealing to determine with some accuracy the probability that only one processor passes through a double lock (even if only in the limiting case) by analyzing the underlying Markov chain in a more careful manner. Also, it would be worthwhile to understand the behavior of timed locks under more general distributions. In particular, truncated distributions where events occur within some bounded period of time may provide a more realistic description of actual behavior. Finally, we suggest that trying to further connect mutual exclusion analysis with previous work on contention resolution may be a fruitful approach.

# References

- D. Attanasio, M. Butrico, J. Peterson, C. Polyzois, and S. Smith. Design and Implementation of a Recoverable Virtual Shared Disk, IBM Research Report, in preparation.
- [2] P. Cao, S. B. Lim, S. Venkatarman, and J. Wilkes. The TickerTAIP Parallel RAID Architecture. ACM Transactions on Computer Systems, 12(3):236-267, Aug. 1994.
- [3] M. Fischer. Personal communication from [9].
- [4] L. Goldberg. Contention resolution notes. Available at http://www.dcs.warwick.ac.uk/~leslie/contention.html.
- [5] L. Goldberg and P. MacKenzie. Analysis of Backoff Protocols for Contention Resolution with Multiple Servers. In Proceedings of the 7th Annual ACM-SIAM Symposium on Discrete Algorithms, pages 554-563, Atlanta, 1996.
- [6] L. Lamport. A fast mutual exclusion algorithm. ACM Transactions on Computer Systems, 5(1):1-11, Feb. 1987.
- [7] E. K. Lee and C. A. Thekkath. Petal: Distributed Virtual Disks. Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, pages 84-92, Oct. 1996.
- [8] B. Liskov. Practical Uses of Synchronized Clocks in Distributed Systems. *Distributed Computing*, 6: 211-219, 1993.
- [9] N. Lynch and N. Shavit. Timing Based Mutual Exclusion. In Proceedings of the Annual Real-Time Symposium (RTSS), Phoenix, pages 2-11, December 1992.
- [10] P. Raghavan and E. Upfal. Stochastic Contention Resolution with Short Delays. In Proceedings of the 27th ACM Symposium on the Theory of Computing, pages 229-237, 1995.
- [11] C. A. Thekkath, T. Mann, and E. K. Lee. Frangipani: A Scalable Distributed File System. Proceedings of the ACM Symposium on Operating Systems Principles, pages 224-237, Dec. 1997.